Abstract
Introduction
In this paper, we present a top-down design methodology for Continuous-Time (CT) Σ∆ modulators. The design methodology is mainly equation-based. Simulation is used in the system level to scale the calculated CT coefficients. In the circuit level, simulation is used to estimate harmonic distortion. It is shown that circuit non-linearity can be reduced only by modifying the CT Σ∆ coefficients and without increasing the power consumption. As shown in Figure 1 , having almost all the calculations and simulations integrated in the same design environment permits strong interaction and optimization between the different design levels.
System-level synthesis

Equation-based synthesis of CT Σ∆
A systematic technique for DT-to-CT transformation, based on the modified-z-transform technique, is used to get the CT Σ∆ coefficients [1] . Using a symbolic mathematical tool, it is possible to obtain the CT coefficients expressed in function of the DT coefficients and the feedback signal characteristics.
Simulation-based scaling of CT Σ∆
Since Σ∆ modulators are non-linear systems, simulation is usually involved in the design procedure. In the CAIRO+ Coefficients resulting from the DT-to-CT transformation tables, described in section 2.1, ensure that both Noise Transfer Functions (NTF) of the DT and CT systems are identical. On the other hand, these coefficients do not take into account any circuit limitations. These coefficients do not ensure that the integrators outputs are limited to the maximum signal swing permitted by the circuit realizing the integrators. Due to the non-linearity of Σ∆ systems, the integrators output swing are difficult to predict mathematically and are then estimated by simulation. In [2] , a systematic simulation-based technique to scale the CT Σ∆ coefficients for limited integrators output swing is presented.
Circuit-level synthesis
Equation-based synthesis
Design procedures used to synthesize current-mode integrators, feedback DACs and comparators of CT Σ∆ mod- ulator have been presented in [3] [4] . As shown in Figure 2 , biasing currents and voltages are calculated using simplified MOS transistor models. Transistors' dimensions are then calculated using the accurate BSIM3v3 models integrated in CAIRO+ sizing functions. Using these functions, we can generate complete sized netlists of the entire circuit. Although the generated integrators satisfy the required Signal-to-Thermal Noise Ratio, the sizing procedure does not take integrators' non-linearity into account. The main source of harmonic distortion in current-mode integrators, is g m variation with the input current. An approximate expression for the transconductance g m (t) in function of the nominal transconductance g m 0 , the input current i in (t), the biasing current I 0 and the integrator gain A int is:
From equation (1), we can see that it is possible to reduce the transconductance nonlinearity either by increasing the biasing current I 0 or by decreasing the integrator gain A int . In a low-power design, it is preferable to decrease the integrator gain A int . If A int is changed, all the coefficients of the Σ∆ modulator must be scaled in order to preserve the same NTF. Note that, although equation (1) is useful to identify the design parameters that influence the non-linearity of the integrator, it is very difficult to use this equation to estimate harmonic distortion of the CT Σ∆ modulator.
Simulation-based optimization
Circuit simulation is used to measure harmonic distortion due to the non-linearity of the integrator circuit. The simulated circuit consists of a CT Σ∆ modulator using sized netlists of the integrators along with ideal models for the comparator and feedback DACs. FFT REAL and SNR REAL calculations are performed on the simulation output. The CT Σ∆ simulator described in section 2.2 is used to obtain FFT IDEAL and SNR IDEAL . The results of the system level simulation and circuit level simulation are compared. If SNR REAL < SNR IDEAL , the gain of the 1st integrator is reduced and the remaining coefficients are scaled in order to maintain the same NTF. Another circuit is then generated for the new coefficients. These steps are repeated until the difference between SNR REAL and SNR IDEAL is small. This optimization procedure is described in Figure 1 . Figure 3 shows the results of such an optimization for a third-order continuous-time Σ∆ modulator. We can clearly see the large amplitude of the third harmonic for the first simulation done with coefficients scaled for maximum signal swing (A int 1 = 0.216). After several iterations, we find a suitable value (A int 1 = 0.043) which attenuates the third harmonic and gives an SNR REAL very close to SNR IDEAL .
Layout Synthesis
Layout is generated using layout templates with dedicated device generators. Relative placement and routing of devices and sub-circuits is described in a completely hierarchical structure.
